

CDS - stages picture frame - raw noise

TP13 on Jade card = Agnd

took CDS noise frame

frame time 1.39264s, frame index 3, total line 18.773, data writing time 1.98s, exp time counter 0,

15:17:24 CDS noise in full frame
resets 1, resets 2, ramps 2, groups 1, drops 0

CDS noise 1. fits display -1125.8 - +904 counts

1 Data \ H x RG \ H2RG - ASIC - 000 - 0 - 000 \ CDS Noise

folder 20090731 ^{date} ^{time} 151724

$V = Q/C$

stres under frames and folder result
didn't name it CDS Noise 1

need to look @ bands though?
has ^{some} complete fits header

(empty buffer DV though)

CM fixed external power supply

tested D=7, Crgo-Setup.mcd CDS

against a USB - much better, no ref pex sub-

Saturday / Aug 2009 3 PM - pump still off
DM, inner + outer totally empty, Inner warm ~ room
= a leak (+ no getter) + Start pump
then spend down valve, p to 300 μ lg - then decrease

like: raw noise eliminated (to great extent) by
external 5V p. supply $\Rightarrow$ Jade + ASIC have little if
any voltage regulation built into them!

Look @ Vertical graph in DSA - focuss on each
+ the 32 outputs - RMS Noise = ~~P-P/5~~
Work out a sample of Mea Gain = 7 $\Rightarrow$ 12 dB $\Rightarrow$ x 4.0
 $\Rightarrow (11.3/4) \times 4.5 = 12.7 \mu V/ADU \times 40 \times 10^{-15} + 1.6 \times 10^{-19} = 3.2 e/ADU$

using Cryo-Setup mod
(Christoff &
no ref pix so

<u>X</u> "channel"	<u>RMS</u> (ADU)	<u>μV</u>	<u>e^-</u>	<u>P-P</u> (ADU)
929				40
602				100
24				30
96			65	100
151	8	104	20	40
1830	5	64	16	25 ~ lowest
1507	24	312	78	120 ~ highest

Read noise varies channel to channel from
 $64 \mu V$ ($\sim 16 e^-$) to $312 \mu V$ ($\sim 78 e^-$)

Dewar full @ 4 PM

Should slow down cooling, for H_2 & Te
Devices - explosion

Sunday 2 Aug 2009 9 AM

Outer empty; inner $\sim 1-2''$ LN_2 fill both

Monday 9:30 am 3 Aug 2009

Outer empty, inner almost full - full back.

Odd-Even effect for these for LN_2 fill

Column	X	P-P ADU
FROM 1 (L)	28	50
2	87	100 $LD=7$
3	160	40 $Cin low$
4	215	100-150
5	283	30
6	351	100-150
7	411	30 (52×250)
8	470	120
9	538	40
10	611	150
11	665	25
12	734	120
13	797	45
14	857	110
15	916	30

$D=8$

$Cin high$
with
TIS
S/W

19	1184	30 (50)
20	1243	70 (100)
21	1302	30
22	1371	90
23	1439	30 (w/lo drifts)
24	1507	120
25	1571	50
26	1630	100
27	1698	30 w/1 excursion to 200, 1 to 150
28	1753	100
29	1835	25 w/1 excursion to 150
30	1800	60 w/7 excursions to 200
31	1949	30
32	2008	100-110

Hex Jade2 ASIC 1

x 4000	4001	4002	4003	4004	4005	4006	x 4007
x 4008	4009	400A	400B	400C	400D	400E	400F
x 4010	4011	4012	4013	4014	4015	4016	4017
	# outputs	# chenn outputs					
x 4018	4019	401A	401B	401C	401D	401E	401F
x 4020	4021	4022	4023				

Brel sugg. use IDC to control
HXRG Testing Software

Jade Board - unplugged AC power, lights
stayed on.

unplugged USB, went out.

all Jade ^{back} powered by USB

} power cycle
disconnect both

HAC on
Ays Config

HXRG unit -

first time check back download JAE
+ Register

later just JADE2 Reg
(+ it d.l. HCD)

React per frame better crop.
(per row if adjustable).

unbuf. diff.

set config - single front
a figure

same word.

look at power needed for 2th
(check proper jumper).

one
connects

W2
closer to
middle

W3

Agnd Dynd, other removed for ext. power supply

green box - ASIC avail for
= green circle

changed V₁ V_{refna}
V₃ Padp

voltages
and
currents
look ok,
~5V.

push

V₂ Gnd pin

V₄ Gnd pin.

set config per.

ASIC view floor plan

parted

click floor plan voltage

reset for row

to look for effect

1000 ... 1000 ... 1000

at 1.6V - failed

if x6812 setting wrong; ASIC like notion.

V_1 V_{refmax} V_3 P_{oap}
 V_2 V_{ref1} V_4 $I_{in}Ca$

~ 1.6 $D \sim 2mV$ $g = 0.7$ $D=0$

single frame $\sim 32000 ADU$
but no pic frame.

$D=8$ $g \times 4$ V_{refmax} 1.53 V_{ref1} 1.607
correctly.

offsets changed quite a bit.

V_{refmax} 1.4115
 V_{refmax} 1.3431 $\rightarrow$ 1.6070 (rail better end but on scale single frame)
+ T_{dmsr} affects offsets.
+ may be new power supply.

Our noise with gain code of 8 is $\sim 60 ADU$
 $\sim 40 e^-$

$D=7$ $g \times 4$ - redid (14:39)
 $\bar{w} C_{in} = low.$

found that displayed image when
took data was ~~some~~ 32-bit integer
signed

so we saved, and moved
to results directory to compare
with the frame offset by
32768

decided to put shield over cable fm. dewar
to J+DE

IDL start -

in IDL comment line starts w
HXRGS

DMA Auto write

Systematic -

$V_1 \rightarrow$
inverting
input of
S/H

$V_{ref\ max}$ on 3 of V_i } leave in
 V_{ndp} on V_2 } overwrite with
adjust $V_{ref\ Main}$ until ϕ on range
(32768).

$V_{Ref\ Main}$

1.5112

1.5152

1.5230

1.5327

1.5738

1.5855

1.5953

$\Rightarrow$ 1.6051

1.7009

8 - 10,000 ADU

6000 dark splash

5000 "

4000

1000

700

100

$\Delta = 100\text{mV}$

$\rightarrow \Delta = -1000$

$\leftarrow$ maybe a bit more
0's everywhere

Now with this $V_{ref\ MAIN}$.

change V_2 to In power.

1.7009 stripes - (993, 1351) 11, 71

1.9101
1.8710

0's.
500

but some channels
already failed
In Pcomm 1.87V except
for columns + bottom.

Set In Pcomm 1.8084

Two pairs V1, V3
feed -

V4, V2
feed +

padp one of these
choose V2.

In Pcomm V1

Vref 1 (V3)

set to

offset In Pcomm

couldn't get Vref 1 to
display

so use Vref 2 = 1.8084

set Vref main 1.6051

found Vref 1

set to 1.8084

Try

VREF MAIN = 1.7067

mostly 32768

VREF MAIN 1.6051

mostly 32768

Vref 1 1.7087

totally changed - V2 to In Pcomm
Vref main 1.8084.


Tuesday 4 August 2009 Something in the IDE/
IDL/HAL/Jade/Sidecar ASIC is going bad.
kind of like Windows - eventually it goes bad & one
has to re boot). Suspect Sidecar ASIC has
been come mis-programmed. ∴ Re-upload code
ASIC & try again. This time check 32768 &
25 535 ADU as well as zero ADU. First measure

PadP, then measure I_P common. Then check PadP again. Then use V_{ref1} (instead of V_{Main}) to measure the PadP voltage ($\sim 1.6V$)

Note: should have rectangles ~~to~~ surround "DM" + "Auto Write" on the IDE GUI. "Auto Write" messes when changing $V_{refMain}$ (channel 2) - IDE writes it as soon as you stop clicking Nexer but the "Load" button this will write everything to some default value which may be different than you want

Note: The 4 voltages input to the S/H with gain amplifier are configured $\rightarrow$

$$V_{out} = [(V_2 - V_4) - (V_1 - V_3)] \times g$$


 "+" input "-" input

ie, if we set $V_1 = V_2$ (PadP, the array output port voltage) + $V_3 = V_4$ (Imp common, the single reference voltage for all the, up to 32, array outputs)

The "+" input + "-" inputs should be close to zero + not railed?

Note: Since our bias voltages are only in the range 0 - 3.3V, I think zero volts is railed

ie, we should actually shoot for +1V! I (I speculate that) our "crazy condition" happens when one or more FETs get "railed" - to unrail them we had to remove power to the ASIC + start over (ie. re-boot)

X Fer LN2 plug in USB + DC power @ 11AM

Using IPL GUI v1.2 (IDL v.6.4, IDE v.2.1)

Stop IDL/GUI + IDE, start IDE first

IDE solution makes directory (MxRG) file MxRG.sol

2 = $V_{refMain}$ 0 = V_{ref1}

use IDE to start HAL server (nothing else, except to channel, ie. $V_{refMain}$ + V_{ref1})

0 min later - play back in - 2' lights, one dpm
 on load fall Firmware (45 s) + Registers from "mike"
 directory (re named HxRG) "INITIALIZE" again
 - lights + one flashing Using 1 ADC/output
 Change # Outputs to 32, Gain Code 8 (9x4, large Cin)
 According to Mike - should Reset by Row, when adj. Vref Main - i.e. preamp capacitors leak
 Pad P V2 V1, 3+4 Vref Main @ 1.34 V 20,000 ADU

Vref Main (2) Rank bluish

1.34 V	20,000 ADU	20,000 ADU	80,000 ADU
1.60 V	~400 ADU (as before)	1.26 V	1 V

Take CDS here looks OK

1.34 V	18,000 (~20,000)
--------	------------------

1.21 V (should be 34,000)	29,000
---------------------------	--------

0.8 V	59,000	There are ~50 pix near
-------	--------	------------------------

top @ 65,535 (ie. railed)

1.6 V	(check zero) ~500 (some railed @ zero)
-------	--

Now repeat with InP Common on V2

1.6 V	19,000 (X=1120)
-------	-----------------

1.8 V	4000 (small range, except zero near bottom)
-------	---

1.1 V	56,000
-------	--------

Now put $V2 = \text{Pad P}$ $V1 = \text{InP Common}$

$V4 = \text{Vref Main}$ $V3 = \text{Vref 1}$

Set Vref Main = 1.5 V Vref 1 = ca. 1.75 V

Vref Main Vref 1

1.5	1.75	Bluish @ 32,000 RMS Noise ~50-100 ADU
-----	------	---------------------------------------

CDS image looks reasonable (except they add

32,768 to the CDS image)

Go to 4-output mode - bluish still @ 32,000

7-p Noise

1-512	513-1024	1025-1768	1768-2048
35	40	40	30

Change to Gain Code 7 (same gain, small In Put cap)

Bluish @ 31,000, OK

40	50	50	30
----	----	----	----

Change to Gain Code 10 (15 dB, large C input)

Bluish @ 31,000 - OK

50	62	70	35 ← avoiding row noise
----	----	----	-------------------------

Gain Code 12 (18 dB large Cin) Bluish @ 31,000!

75	90	90	60
----	----	----	----

Gain Code 13 (21 dB large Cin) 9x11.3 Bluish @ 30,000

120	130	130	80
-----	-----	-----	----

Now CDS Noise - It seems an oddity - only non-

existent Noise analysis. Looking @ some
FITS Headers - it seems the gain might not
have been right - I'll acquire a new
gain code 13 CDS mag + measure noise

1-512

1500-2048

120

75

about the same

Now Gain Code 15 (largest) 27 dB + large C_{in}

Blemish @ 28,000

180 200 180 120

Header said ASIC Gain Code 13! - probably wrong!

Take another CDS without changing anything,
Now FITS Header says ASIC Gain Code = 15! Noise
is same (120 ADU p-p for 4th "channel columns
1500-2048)

Now Gain Code 0 (-3 dB, small C_{in}), blemish @ 32,000 +

13

12

13

13

all 4 "channels" = outputs the

same A/D noise = $13/5 = 2.6$ ADUs for 2 samples

$2.6 / 1.4 = 1.9$ rms ADU per sample

"Blemish" contrast = 550 ADU @ $g \times 0.7$ } $22.6 / 0.7 = 32$

1700 x 10

@ $g \times 22.6$

~~1700/550 ~ 3~~ 17000/550 = 31!

Gain working

@ $g \times 22.6$ 1 ADU = $3.2e^- \times \frac{4}{22.6} = 0.57e^-$

3/4 of array read noise $\frac{190}{5} \times 0.57 = 22e^-$

best 1/4 $\frac{120}{5} \times 0.57 = 14e^-$

Back to Gain Code 15 3:20 PM, Delete first directory

Go to 32 output mode / Blemish 25,000 (we

27,000 in 4 output mode) #32

Noise in very last output ~ 300 ADU p-p 2.5 times

higher noise #28 ~ 350 #26 ~ 250 #10 ~ 500

Output #1 (col 28) 220 ADU p-p

col 51

Noise in 32 output much higher!

Try 1-output mode (42⁵ I time) blemish @ 28,000 ADU

p-p noise Vertical 160 ADU Horizontal 150 ADU

Horizontal is quieter than Vertical

ll be hard to use ref. pix' to correct anything!

ack to Y-output mode - check out Ref Pix Thru

bleuish @ 26,000 ADU

late. Ref pixels failed @ 0 ADU - need to increase
input (decrease V Ref Main #2)

Reduce V Ref Main 1.50 $\rightarrow$ 1.45 V take image

bleuish @ 49,000 ADU many pixel > 65,535 -

V Ref Main 1.48 CDS image

bleuish @ 39,000. Many pixel $\sim$ 30-40 pix @ 65,535

Ref pix @ $\sim$ 10,000 ADU

Measure noise in horizontal direction

Col 1-512 513-1024 1025-1536 1537-2048

(100 170 170 80) somewhat smaller!

Now reset per row Preampl (was per frame) (bleuish 35,000)

More high-freq row noise)

160

160

160

100 (180 vertical!)

Back to Reset (preampl) per frame + now Preampl KTC removal

210

230

220

170 (190 vertical)

KTC removal fails - "Ugarmy" noise - back to unremoved

Go from Unbuffered Mode to Buffered Mode (with current source)

Failed @ 65,535 - can't see picture frame or bleuish

Go from overwrite with "V1, V2, V3, V4" to

"Single Ended - V Ref Main"

Failed at zero! Try "Differential - In P common"

bleuish @ 39,000 - OK

130

180

180

110 (170 vertical)

Some what higher than "Best" above 10-20%

5:10 PM Stop

Wednesday Aug 5, 2009

Stopped off dewar 10:15 am

Bill wants to warm up, replace ASIC
and board max to one of 2
anays

first. Christoff w/wa refpix

D=8, no refpix sub, F2

DATA Aug 5

2.7855